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Introduction
Numerous research works have been carried out on CdS and CdTe binary compound semiconductors due to their suitability in photovoltaic applications. CdTe which has a high absorption coefficient of 10 4 cm -1 [1] and an optimum bandgap of 1.44 eV [2] for single bandgap p-n junction has proven to be a suitable absorber layer partner to CdS thin films.
CdS/CdTe solar cells with efficiencies over 10% have been achieved at laboratory scale level by various research groups [3] [4] [5] [6] [7] [8] . Diverse techniques such as sputtering, physical vapour deposition [9] , closed space sublimation [2, 3] , electrodeposition [10] [11] [12] [13] and molecular beam epitaxy [14] have been used for the development of CdTe-based solar cells. First Solar
Company has recently announced the highest efficiency of 22.1% for this device structure [15] .
CdS has been a suitable window layer to CdTe-based solar cells [2] and researchers working on photovoltaic (PV) materials have identified some factors which cause a reduction in the CdS/CdTe solar cell efficiency. One of the identified factors which cause a reduction in the efficiency of CdS/CdTe based solar cell is the formation of pinholes [16] . Non-uniformity of the CdS window layer can lead to the formation of pinholes after annealing. This nonuniformity is mostly experienced when the CdS layer is very thin ~(40-80) nm. Thus, the presence of pinholes will create shunting paths within the device structure.
This unwanted shunting paths cause a reduction in all three solar cell parameters and the overall solar cell efficiency. Therefore, to prevent the formation of pinholes on CdS layer after annealing, a thicker CdS thin film (>200 nm) is needed. One major disadvantage of using thick CdS is that it causes the short circuit current density (J sc ) to reduce under illumination [16, 17] . To prevent further degradation of solar cell parameters such as the J sc , open circuit voltage (V oc ) and fill factor (FF) through the use of very thin CdS layer, a buffer layer with higher bandgap than that of CdS is needed as an intermediate layer between the conducting substrate and CdS window layer [18] . With the incorporation of buffer layer, the CdS thickness can still be maintained at thickness <200 nm without necessarily causing a loss in the V oc and FF.
In the experimental investigations reported by Ferekides et al. [16] , the authors showed that collection of charge carriers is improved with the use of high-resistive buffer layers. The most effective buffer layers according to Ferekides at al. [16] are Cd 2 SnO 4 /Zn 2 SnO 4 .
Semiconductor materials containing Zn element such as ZnO [19] [20] [21] , ZnS [22] and Zn 1- [22] was also able to produce ~10.4% efficient solar cells using the device structure glass/FTO/n-ZnS/n-CdS/n-CdTe/Au. The device structures developed by these authors are multi-junction solar cells since the solar cells have more than one junction. The experimental works carried out by these authors showed that the CdS/CdTe solar cell efficiency can be enhanced by the incorporation of buffer layer. These buffer layers therefore help in minimising pinholes formation which causes shunting in two-layer CdS/CdTe solar cells [16] .
In this work, we report the fabrication of glass/FTO/n-ZnS/n-CdS/n-CdTe solar cell using combination of two n-n heterojunctions (HJ's) and a large Schottky barrier at the interface between the n-CdTe absorber layer and Au metal contact [24] . The present work is an improvement over the earlier works reported by Echendu et al. [22] in using glass/FTO/n-ZnS/n-CdS/n-CdTe/Au for solar cell fabrication. Improvements have been seen in this work as compared to the previous investigations reported by the earlier mentioned authors after successfully optimising the thickness of the three semiconductor layers and post-growth treatment used for the device structures. The highest efficiency reported by Echendu et al. [22] was ~10.4% while in this present work, we have been able to improve the device efficiency to ~12.8%.
Earlier work carried out by Echendu et al. [22] also showed that the three-layer device structure (glass/FTO/n-ZnS/n-CdS/n-CdTe/Au) is better in terms of solar cell performance than the two-layer device structure (glass/FTO/n-CdS/n-CdTe/Au). Also, in our earlier conference presentations, we reported and compared the electronic parameters obtained from glass/FTO/n-CdS/n-CdTe/Au and glass/FTO/n-ZnS/n-CdS/n-CdTe/Au device structures [25] .
We also observed experimentally that the three-layer device structures have a higher solar-toelectric conversion efficiency than the two layer device structures. Therefore the focus of this paper is not on comparison but to further investigate the electronic properties of the glass/FTO/n-ZnS/n-CdS/n-CdTe/Au multi-junction graded bandgap solar cells using currentvoltage (I-V) and capacitance-voltage analytical techniques.
Experimental Details
The three semiconductor materials used in this experimental work were prepared using It should be noted that after the electrodeposition of each of the layers used in the device structure starting from the deposition of n-ZnS on glass/FTO conducting substrates, the samples were cleaned with deionised water, blown with nitrogen gas and annealed before the deposition of the next layer.
The cleaning process is necessary to remove any surface contaminations which can introduce surface states to the device structure. The annealing process is also essential to improve the material crystallinity since as-deposited semiconductor materials exhibit poor performance when used in solar cell fabrication.
The complete device structure, glass/FTO/n-ZnS/n-CdS/n-CdTe was rinsed using organic solvents like methanol, washed in de-ionised water and blown with nitrogen gas before treating the CdTe top surface with a saturated CdCl 2 solution. After the CdCl 2 solution was dried up, the device structure was then annealed in a temperature controlled furnace at 400 o C for 10 minutes in air. After the annealing, the device structure was allowed to cool down, 5 rinsed in de-ionised water and blown with nitrogen gas again before chemical etching. The etching process is important to remove any surface defects such as residual from CdCl 2 treatments and other possible oxides that may be formed on the CdTe top surface due to air annealing [8] . The acidic etching was carried out for ~5 seconds in an aqueous solution containing concentrated H 2 SO 4 acid and potassium di-chromate (K 2 Cr 2 O 7 ) while the basic etching was performed for ~120 seconds in an aqueous solution consisting of Na 2 S 2 O 3 and NaOH. Details on the preparation of the acidic and basic etchants have been reported in one of our previous communications [29] . After completing the etching process, the device structure was rinsed in de-ionised water and blown with nitrogen gas before transferring it to a metal coating vacuum system (Edwards Auto 306 vacuum evaporator) where circular Au contacts of 2 mm diameter and ~100 nm thicknesses were evaporated on the device structure.
The solar cell active area is ~0.031 cm 2 . The deposition of Au contacts on n-CdTe form a large Schottky barrier at the n-CdTe/Au interface [29] . The final device structure now becomes glass/FTO/n-ZnS/n-CdS/n-CdTe/Au which is a combination of two heterojunction device structures namely n-ZnS/n-CdS and n-CdS/n-CdTe with a large Schottky barrier at n-CdTe/Au interface. The metal coating system was maintained at a pressure of 10 -6 mbar to ensure a high vacuum system during evaporation of Au. The high vacuum system is essential to prevent the top surface of the etched CdTe layer from oxidising. Oxidation of the CdTe top layer if not properly controlled can lead to increase in the material resistivity which may not be helpful to promote device efficiency.
Energy band diagram of n-n-n+SB device structure
Before using the electroplated layers for solar cell fabrication, the materials were first characterised for their electrical and optical properties. The electrical signals obtained from photoelectrochemical (PEC) cell measurements showed that all the three semiconductor layers used in the graded bandgap structure were n-type in electrical conduction. The PEC cell comprises of a semiconducting electrode with the structure glass/FTO/semiconductor, a counter electrode from a carbon rod, and liquid electrolyte produced from 0.1 M Na 2 S 2 O 3 .
Both electrodes are inserted in a liquid electrolyte and connected to a digital voltmeter. The differences between voltages across the two electrodes under dark and light conditions give rise to the PEC signal. While the sign of the PEC signal indicates the electrical conductivity type, the magnitude reveals the level of the doping density of the semiconductor material [30] . 6 It is essential to know the electrical conductivity type of these materials so as not to assume the device structure of the final solar cell being fabricated. The results from PEC cell measurements also help to determine the shape of the energy band diagram. Another Apart from ZnS functioning as a buffer layer, the incorporation of ZnS into the CdS/CdTe HJ likewise leads to the formation of graded bandgap device structure as described in Fig. 2 .
Also, the formation of Zn x Cd 1-x S and CdS x Te 1-x tend to contribute to the bandgap grading of the device structure. Due to the graded bandgap structure, there is therefore a high tendency for this device structure to start absorbing high energy photons from the blue-end and low energy photons from the infrared region of the solar spectrum. This therefore maximises optical absorption from the solar spectrum, minimises thermalisation and improve collection of photo-generated charge carriers [33] . Since there is no p-layer in this device structure, the depletion region is therefore formed at the band bending created at the metal/semiconductor (n-CdTe/Au) interface. The depletion region provides a strong electric field to separate the photo-generated charge carriers created within the device structure. The fast separation of the photo-generated electrons and holes to the external circuit reduces the recombination of these charge carriers within the device structure. This therefore leads to generation of higher short circuit current density.
Due to the difference in the energy bandgap of these materials, the slope of the energy band diagram which represents the built-in electric field can be improved upon. Therefore, the formations of n-n HJ at the ZnS/CdS and CdS/CdTe interface also complement the creation of the built-in electric field within the device. The fabrication of rectifying n-n and p-p semiconductors have been well demonstrated by researchers in the field [34] . Due to the presence of defect states, it is difficult to have an ideal interface at the n-CdTe/Au contact.
The existence of these states (shown as E 1 to E 5 in Fig. 2 ) in the bandgap introduce strong pinning of the Fermi level and with an adequate surface processing of the absorber layer, the Fermi level can be pinned at E 5 which is close to the valence band (VB). Due to this Fermi level pinning effect, the potential barrier height is not always a dependant of the metal work function [29] . Existence of experimentally observed defect levels (E 1 -E 5 ) is a real cause for reproducibility; and for high efficiency devices, Fermi level should be pinned at E 5 level closer to the valence band.
Device characterisation using current-voltage (I-V) technique
It is important to measure the solar cell parameters under dark and illumination conditions so as to fully characterise the diode and photovoltaic parameters. Under the dark condition, the diode parameters are obtained from the log-linear and linear-linear characteristics. The Log I versus V for n-n-n+SB is shown in Fig. 3 (a) . The parameters obtained from Log I vs V curve were: rectification factor (RF), ideality factor (n), reverse saturation current (I o ), potential barrier height (ɸ b ); from the linear-linear I-V curve, the series resistance (R s ) and shunt resistance (R sh ) were obtained from the high forward and reverse regions of the curve respectively. The RF obtained for diodes fabricated from n-n-n+SB device structure under dark condition is 10 4.3 . As reported by Dharmadasa [30] , RF of 10 3.0 is sufficient to obtain over 12% efficiency from the CdTe-based solar cells. For the CdTe-based solar cells with lower efficiency, it is therefore possible to have RF of lesser orders of magnitude as observed in our previous work [25] . The value of the ideality factor helps to determine the type of current transport mechanism which takes place within the device structure. For the solar cells fabricated and reported in this work, the ideality factor of 1.88 was obtained. This shows that two current transport mechanisms (thermionic emission and recombination and generation (R&G) process) take place in parallel [30] . As reported by Rhoderick, n>1.00 due to carrier recombination [35] . When n>1.00, the ɸ b is always being underestimated. The linear-linear dark I-V curve for n-n-n+SB device structure is shown in Fig. 3 (b) . The R s and R sh values as estimated from Fig. 3 (b) are ~1351 Ω and 81 MΩ respectively. The shape of the reverse curve of diode in Fig. 3 (b) showed infinite R sh . Our previous conference presentations showed that the incorporation of ZnS as a buffer layer in to the CdS/CdTe device structure leads to a great improvement in the R sh [25] . The presence of large R sh indicates that the leakage paths for the photo-generated charge carriers are minimised; therefore, the amount of current loss through the leakage path is reduced and the current that flows through the external circuit will increase and this eventually leads to an improvement in the cell performance. With reduced leakage current paths, an improvement in the J sc is expected. This improvement was observed in the experimental work with n-n-n+SB device structures. Some of the other possible reasons for high J sc value have been summarised in the previous section and in one of the recent review paper [22] . Also the larger bandgap of ZnS (~3.70 eV)
in the front of the device structure has assisted in creating a steep slope to ease the transportation of electrons to the front contact. In this device structure, all three layers are active in PV conversion and the thermalisation effects are minimised.
The J sc of 41.5 mAcm -2 obtained from the measured cells of glass/FTO/n-ZnS/n-CdS/n-CdTe/Au solar cells are higher than the reported J sc limit [36] for single p-n junction CdTe solar cell. This increase can be attributed to the graded bandgap structures used in this work [12] . To ensure the authenticity of the J sc observed in this work, the surrounding CdTe layers were carefully removed to ensure that current is not being collected from the immediate CdTe surrounding layers. It was observed that after carefully removing the surrounding CdTe layers around the gold contact, the J sc still remains. This shows that there was no lateral current collection around the measured solar cell contact in these devices. As suggested by Basol [37] , the absence of current collection from the surroundings can be mainly due to the high resistivity and ultra-thin CdTe layers being used as an absorber. Due to the grading of the device structure, it is also possible to have the presence of impurity PV effect and impact ionisation. When either or both phenomena are present in a device structure, there is high tendency for the J sc to rise. Multi-junction graded bandgap solar cells such as the n-n-n+SB or n-n-p provide effective means of harvesting photons from various regions (UV, Vis, and IR regions) of the solar spectrum [38] . Fig. 4 . I-V characteristics of n-n-n+SB device structure under AM1.5 illumination condition.
Device characterisation using capacitance-voltage (C-V) measurement technique
The depletion capacitance and the doping density of the glass/FTO/n-ZnS/n-CdS/n-CdTe/Au device structure have been determined using the C-V characterisation technique. The C-V measurements were carried out under dark condition at room temperature using AC As the forward bias voltage increases beyond 0.2 V, increase of the depletion capacitance with applied forward bias voltage was observed. The constant depletion capacitance from the reverse bias region is an indication that the solar cell device structure is fully depleted even at bias voltage of ~0.2 V [39] . For an almost or fully depleted device structure, the width of the depletion region is almost equal to the thickness of the electroplated layer. The theoretical thickness obtained for the absorber layer in the device structure is ~1200 nm while the depletion width obtained for the n-n-n+SB using Equation (1) is ~1160 nm. The correlation between the estimated theoretical thickness and measured depletion width further attest to the fully depleted nature of the n-n-n+SB device structure.
The capacitance of the depletion region is given by, [5, 38, 41, 42] . In this work, the doping density for glass/FTO/n-ZnS/n-CdS/n-CdTe/Au has been estimated to be 5.20×10 15 By substituting the estimated values of N D -N A into Equation (2), the position of Fermi level (Ec-E F ) for the n-CdTe used was estimated. The Ec-E F was found to be at ~0.13 eV below the conduction band minimum.
Where E C is the lowest energy of the conduction band, E F is the Fermi level, k is the Boltzmann constant (1.38 × 10 -23 m 2 kgs -2 K -1 ), T is the room temperature measured in Kelvin and N C is the effective density of states in the conduction band edge of semiconductor. The N C was calculated to be 7.92×10 17 cm -3 for CdTe thin films using Equation (3). 
Where o e m m 1 . 0 *  is the effective electron mass of n-CdTe, m o = 9.1 × 10 -31 kg is the rest mass of electron and h = 6.626 × 10 -30 cm 2 kgs -1 is the Planck's constant.
Conclusion
The fabrication of multi-junction graded bandgap solar cells have been successfully achieved by incorporating wide bandgap ZnS semiconductor as a buffer layer to CdS/CdTe-based solar cells. The summary of the electronic parameters obtained from I-V and C-V measurement techniques for glass/FTO/n-ZnS/n-CdS/n-CdTe/Au solar cells show that the n-n-n+SB device structure is a potential device architecture that can be further developed for high efficiency solar cell fabrication. The large bandgap in the front of the n-n-n+SB device structure has assisted in creating a steep slope to ease the transportation of electrons to the front contact and the production of strong electric field within the depletion region has helped in separating the holes and electrons to the back and front contacts respectively where they are collected for effective current generation. The overall effect of this process can be seen in the improved short-circuit current density of the n-n-n+SB device structure. Work is presently ongoing to improve the efficiency further using graded bandgap device structures based on electroplated materials.
